Special Issue
IEEE 40th International Symposium on Multiple-Valued Logic
p. 1-2
Introduction to the Special Issue of the IEEE 40th International Symposium on Multiple-Valued Logic
Francesc Esteva, Joan Gispert and Felip Manyà
Abstract
Full Text (IP)
p. 3-23
Efficient Encodings from CSP into SAT, and from MaxCSP into MaxSAT
Josep Argelich, Alba Cabiscol, Ines Lynce and Felip Manya
Abstract
Full Text (IP)
p. 25-39
Infinite-valued Lukasiewicz Logic Based on Principal Lattice Filters
Felix Bou
Abstract
Full Text (IP)
p. 41-50
Completions in Subvarieties of BL-algebras
Manuela Busaniche and Leonardo Manuel Cabrer
Abstract
Full Text (IP)
p. 51-70
Many-valuedness Meets Bivalence: Using Logical Values in an Effective Way
Carlos Caleiro and Joao Marcos
Abstract
Full Text (IP)
p. 71-84
Valuations in Gödel Logic, and the Euler Characteristic
Pietro Codara, Ottavio D’Antona and Vincenzo Marra
Abstract
Full Text (IP)
p. 85-94
Intersections of Finitely Generated Maximal Partial Clones
Miguel Couceiro and Lucien Haddad
Abstract
Full Text (IP)
p. 95-108
Revisiting Ultraproducts in Fuzzy Predicate Logics
Pilar Dellunde
Abstract
Full Text (IP)
p. 109-131
Finding Attractors in Synchronous Multiple-Valued Networks Using SAT-based Bounded Model Checking
Elena Dubrova, Ming Liu and Maxim Teslenko
Abstract
Full Text (IP)
p. 133-147
Toffoli Gate Implementation Using The Billiard Ball Model
Hadi Hosseini and Gerhard W. Dueck
Abstract
Full Text (IP)
p. 149-162
Regular Sets of Operations
Hajime Machida, Jovanka Pantovic and Ivo G. Rosenberg
Abstract
Full Text (IP)
p. 163-183
Computing Minimally Unsatisfiable Subformulas: State of the Art and Future Directions
Joao Marques-Silva
Abstract
Full Text (IP)
p. 185-201
Reducing Reversible Circuit Cost by Adding Lines
D. Michael Miller, Robert Wille and Rolf Dreschler
Abstract
Full Text (IP)
p. 203-217
A Comparison of Multi-Valued and Heterogeneous Decision Diagram Machines
Hiroki Nakahara, Tsutomu Sasao and Munehiro Matsuura
Abstract
Full Text (IP)
p. 219-231
Low-Energy Pipelined Multiple-Valued Current-Mode Circuit Based on Current-Level Control Technique
Masanori Natsui, Takashi Arimitsu and Takahiro Hanyu
Abstract
Full Text (IP)
p. 233-250
Learning Determining Sets of Finite Partially Defined Functions
Dan A. Simovici, Dan Pletea and Rosanne Vetro
Abstract
Full Text (IP)
p. 251-269
Design of Multiple-Valued Logic Networks with Regular Structure by Using Spectral Representations
Radomir S. Stankovic, Jaako T. Astola and Claudio Moraga
Abstract
Full Text (IP)
p. 271-282
A Bandwidth-Efficient Ternary Signaling Scheme for 1-D Partial-Response Channels
Yasushi Yuminaka and Kyohei Kawano
Abstract
Full Text (IP)