JAPED Home • Issue Contents

p. 89-97
Study of Memristor with Verilog-A Model
Vijay Singh Baghel and Shyam Akashe
Abstract
Full Text (IP)

p. 99-103
Simulation and Realization of Some CMOS–Transconductor VHF Filter
Umesh Kumar and Manish Kumar
Abstract
Full Text (IP)

p. 105-122
Performance Analysis of Analog to Digital Converter with Augmented Voltage Swing Boost Logic cum Schmitt Trigger MOS Switches Configuration
Prateek Jain and Shyam Akashe
Abstract
Full Text (IP)

p. 123-135
A Novel Low-Voltage Differential Double Flipped Voltage Follower Structure and Its Derivatives
Abhishek Shrivastava, Gaurav Musalgaonkar and Akshi
Abstract
Full Text (IP)

p. 137-142
Analysis of NOT Gate by Using Hybrid Electro-optic Circuitry
Sonali Bhatnagar and Nikhil Saxena
Abstract
Full Text (IP)

p. 143-154
An Analytical Method to Calculate the Heat Flow and Temperatures Within the Structure of A VLSI Integrated Circuit
V. Lakshminarayanan and N. Sriraam
Abstract
Full Text (IP)

p. 155-185
Application of Inexpensive Sensors for Shm of Bridges Improved by Fuzzy Inference and Data Mining Techniques
Saman Shoorabi Sani and Mona Kalate Arabi
Abstract
Full Text (IP)

p. 187-198
Resistorless Current Mode Electronically Tunable Multiphase Sinusoidal Oscillator Using CFTAs
Nisha Walde and Syed Naseem Ahmad
Abstract
Full Text (IP)

p. 199-206
Comparison of Leakage Current and Power in 3T DRAM Cell Using MTCMOS Technique
Shivam Kathairiya and Shyam Akashe
Abstract
Full Text (IP)

p. 207-227
Overcome to Some Technical Limitations and Challenges in Structural Health Monitoring of Concrete Structures Using Wireless Sensor Networks
Saman Shoorabi Sani
Abstract
Full Text (IP)

p. 229-242
Design and Performance Analysis of Tunnel Field Effect Transistor (TFET) Based Current Conveyor for Ultra Low Power Biomedical Applications
Mohd Ajmal Kafeel, Mohammad Zulqarnain, Mohd Hasan and Muhmmad Shah Alam
Abstract
Full Text (IP)

p. 243-261
A Transistor Level Implementation of Reed Solomon Encoder in GF(28)
Jagannath Samanta, Madhuresh Suman, Jaydeb Bhaumik and Soma Barman
Abstract
Full Text (IP)

p. 263-269
Delay and Energy Efficiency Analysis of a 1-bit CMOS Full Adder
Manish Kumar
Abstract
Full Text (IP)

p. 271-282
Modern Augmented Parameters of Full Substractor Using Power Gating Technique
Aditya Sharma, Nikhil Saxena and Saurabh Khandelwal
Abstract
Full Text (IP)